I. INTRODUCTION
As a current-mode active device, the differential difference current conveyor (DDCC) has the advantages of both the second generation current conveyor (such as large signal bandwidth, great linearity, wide dynamic range) and the differential difference amplifier (such as high input impedance and arithmetic operation capability) [1] . Since the addition and subtraction operations of voltage-mode signals need the realization, respectively. The DDCC becomes very attractive to be used in the design of voltage-mode filters. This is due to the fact that the addition and subtraction operations for voltage signals can be performed easily by DDCC [1] [2] [3] [4] [5] [6] [7] . Voltage-mode active filters with high-input impedance are of great interest because several cells of this kind can be directly connected for implementing higher order filters [3] [4] [5] [6] [7] [8] [9] [10] [11] . In 2003, Chang and Chen proposed a universal voltage-mode filter with three inputs and a single output [2] . The circuit can realize all five different generic filtering responses but only highpass (HP) and bandpass (BP) responses have the advantage of high input impedance. In 2004, Horng et al. proposed a multifunction filter with a single input and three outputs [3] . The circuit can realize HP, BP and lowpass (LP) responses, simultaneously. However, it suffers from orthogonal tunable of the resonance angular frequency ω o and quality factor Q. In 2005, Ibrahim et al.
proposed two single DDCC biquads with high input impedance and minimum number of passive elements [4] . The HP, BP or LP filter responses cannot be realized in the same configuration. In 2007, Chiu and Horng proposed a universal voltage-mode filter with three inputs and a single output [5] . The circuit has high-input and low-output impedance advantages but it uses three plus-type DDCCs. In the same year, Chen proposed a universal voltage-mode filter based on two plus-type DDCCs [6] . The proposed configuration suffers from high-input impedance. In 2010, Chen proposed another multifunction voltage-mode filter with single input and four outputs [7] . The circuit can realize inverting HP, inverting BP, non-inverting LP and non-inverting BP filter responses, simultaneously. However, the three inputs and a single output can not be used in the same configuration. In this paper, a new voltage-mode universal biquadratic circuit with three inputs and four outputs is presented. The proposed configuration employs two DDCCs, two grounded capacitors and two resistors. Either three inputs and single output or single input and four outputs can be used in the same configuration. The biquadratic filter needs neither an inverting-type voltage input signal nor any critical component-matching conditions to realize all five generic filtering responses. The non-ideality analysis of the proposed filter is given. In addition, the parasitic impedance effects of the active elements on the proposed filter are investigated. It still enjoys low active and passive sensitivity performances. 
II. CIRCUIT DESCRIPTION
The plus-type DDCC, whose electrical symbol is shown in Fig. 1 , is a five-terminal analog building block. The block diagram representing the implementation of the three inputs and four outputs filtering circuit is shown in Fig. 2 . It consists of two lossless integrators and three summers. From the diagram in Fig. 2 , the implementation of the voltage-mode universal biqaudratic circuit is shown in Fig. 3 [1] . Derived by each nodal equation of the proposed, the input-output relationship matrix form of Fig. 3 can be expressed as Fig. 2 . Block diagram of the proposed filtering circuit. 
Thus, the non-inverting bandpass, inverting lowpass, non-inverting highpass and inverting bandpass filter responses are obtained at the node voltages, V o1 , V o2 , V o3 and V o4 , respectively. Note that the input signal, V i1 =V in , is connected to the high input impedance input node of the DDCC(1) (the Y 3 port of the DDCC (1)). So the circuit enjoys the advantage of having high input impedance, leading to cascadability at the input port. Moreover, the use of only grounded capacitors is particularly attractive for integrated circuit implementation.
On the other hand, from (1) 
Depending on the voltage status of V i1 , V i2 and V i3 in the numerator of (6), one of the following five filter functions is realized:
Note that there is also no need of any component matching conditions and inverting type voltage input signals to realize all of the filter responses.
Obviously, the proposed circuit can act as a multifunction voltage-mode filter with single input and four outputs and it can also act as a universal voltage-mode filter with three inputs and a single output, too. Therefore, the proposed circuit is more versatile than those with a single input and three outputs or with three inputs and a single output. The denominator polynomial of the transfer functions of the proposed filter can be obtained as 1 ) ( (7), the resonance angular frequency ω o , the quality factor Q and bandwidth can be given as
From (8) and (9), it can be seen that the resonance angular frequency can be independently adjusted from the bandwidth, by varying C 2 or R 2 . Also, the passive ω o and Q sensitivities are all calculated as 0.5 in magnitude.
III. EFFECT OF NON-IDEALITIES
Taking the non-idealities from frequency dependence of 
The non-ideal resonance angular frequency ω o and quality factor Q are obtained by 
The active and passive sensitivities are derived to be 
From the above it can be realized that even under non-ideal current and voltage gains of the DDCCs the active and passive sensitivities remain less than or equal to one in magnitude. 
IV. PARASITIC IMPEDANCE EFFECTS
The former equations from (2) to (6) have been obtained by considering ideal description of DDCCs, all the three Y terminals exhibit an infinite input resistance. The port X exhibits zero input resistance and the port Z+ shows an infinite output resistance. Practically when implementing the active element using transistors, these resistances assume some finite value depending upon the device parameters. Similarly, the high frequency effects also need to be accounted for by assuming capacitances at these ports. The non-ideal DDCC symbol showing various parasitic is shown in Fig. 4 . It is shown that the port X exhibits of low value parasitic serial resistance R X , the ports Y exhibit of high value parasitic resistance R Y , and the port Z+ exhibits of high value parasitic resistance R Z+ in parallel with low value capacitor C Z+ . It is to be noted that the proposed circuit employs resistors at X terminals of the DDCCs; therefore, most of the parasitic R X can be easily merged. To account for these non-ideal sources, the proposed circuit in Fig. 3 can be redrawn as Fig. 5 . Note that in Fig. 5 all the grounded capacitors are connected at Z+ terminals of DDCCs to absorb shunt parasitic capacitances at Z+ terminals of DDCCs. Also, we used two grounded resistors at all X terminals of DDCCs to absorb series parasitic resistances at X terminals of DDCCs. Reanalysis of the proposed circuit, (2) to (5) can be rewritten as follows. (29) and (30) can be rewritten as
where
Equations (31) and (32) illustrate that the effects of the parasitic elements are dependent on two parasitic poles yielded by the non-idealities of the DDCCs. For close to ideal operation at high frequencies, the frequency of operation should be larger than ω 1 and ω 2 . The frequency range of the proposed configuration should be restricted to the following conditions [13] .
V. SIMULATION RESULTS Finally, to verify the theoretical prediction of the proposed biquadratic filter, a simulation using HSpice simulation with TSMC 0.18 μm 1P6M CMOS process technology was performed and the CMOS implementation of the DDCC is shown in Fig. 6 [4] . The dimensions of MOS transistors used in implementation of the DDCC are given in Table I Table II . The frequency response of the output impedances of the DDCC is shown in Fig. 9 . It can be seen that the port Z+ of DDCC exhibits of high value parasitic resistance R Z+ ( 5.03MΩ ) in parallel with low value capacitance C Z+ ( 0.024pF ). Thus, the parasitic capacitance of the circuit has a small value that can be neglected in our frequency range of interest. The frequency response of the input impedance of the DDCC is shown in Fig. 10 . It can be seen that the port X of DDCC exhibits of low value parasitic resistance R X ( Ω 2 . 150 ) in series with low parasitic inductance L X ( H 16 . 4 μ ), which makes it suitable for cascading. The parasitic elements of the DDCC have been calculated in Table III . Fig. 11 shows the simulated amplitude responses of HP, LP and two BP filters with V i1 =V in and V i2 =V i3 =0. Fig. 12 shows the simulated amplitude responses at the V o4 output terminal of the three-input single-output biquad. The proposed circuit was designed for f o =1MHz and Q=1 by choosing R 1 =R 2 =10kΩ and C 1 =C 2 =15.9pF. It is observed from Figs. 11 and 12 that the simulation results agree quite well with the theoretical analysis, but the difference between the theoretical and simulated responses mainly stems from the parasitic impedance effects and non-ideal gains of the DDCC. 
VI. CONCLUSIONS
In this paper, we presented a new universal voltage-mode biquadratic filter with three inputs and four outputs. The circuit can be acted as both a multifunction voltage-mode filter with single input and four outputs and a universal voltage-mode filter with three inputs and a single output. Therefore, the circuit proposed in this paper is more versatile than the multifunction one with a single input and three outputs or the universal one with three inputs and a single output. Since the implementation configuration of the plus-type DDCC is simpler than that of minus-type DDCC, the proposed circuit employs only the plus-type DDCCs. Besides, the proposed circuit still offers the following advantages: (i) using two grounded capacitors attractive for integration and absorbing shunt parasitic capacitance, (ii) using two resistors at all X terminals of DDCCs suitable for the variations of filter parameters and absorbing series parasitic resistances at all X terminals of DDCCs, (iii) simultaneous realization of lowpass, highpass and two bandpass responses for the single-input four-output filter with high-input impedance good for cascadeability, (iv) no need to impose component choice to realize all five generic responses for the three-input single-output filter, (v) no need to employ inverting-type input signals, and (vi) low active and passive sensitivity performances. HSPICE simulation results using TSMC 0.18 μm 1P6M CMOS process technology and ±0.9V supply voltages validate the theoretical predictions. 
